

## PATENT ABSTRACTS OF JAPAN

(11)Publication number : 2003-059959

(43)Date of publication of application : 28.02.2003

(51)Int.Cl.

H01L 21/60

H05K 3/32

(21)Application number : 2001-243072

(71)Applicant : CITIZEN WATCH CO LTD

(22)Date of filing : 10.08.2001


(72)Inventor : NAKAMURA TETSUHIRO

## (54) SEMICONDUCTOR DEVICE AND PACKAGING METHOD THEREFOR

## (57)Abstract:

**PROBLEM TO BE SOLVED:** To solve a problem that conductivity is lowered by decreasing a connection area when connecting wiring formed on a substrate and a bump electrode while using an anisotropic conductive adhesive since the bump electrode to be formed on a semiconductor device is advanced to be made into multi-pin and fine pitch and the bump electrode is reduced with increase in the number of bump electrodes to be formed on the semiconductor device.

**SOLUTION:** A conductive particle 3 is arranged on bump electrodes 7 formed on the semiconductor device by plating and that semiconductor device is packaged on a substrate 4 formed with wiring 5 through an insulating resin 6 by thermocompression fixing. Thus, flip chip packaging is enabled with sufficient connection resistance in a fine connection area and extremely high insulation between bump electrodes 7 or between wiring 5.



## LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

BEST AVAILABLE COPY

Copyright (C); 1998,2003 Japan Patent Office

## \* NOTICES \*

Japan Patent Office is not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.

2. \*\*\*\* shows the word which can not be translated.

3. In the drawings, any words are not translated.

## [Claim(s)]

[Claim 1] The semiconductor device characterized by having the plating film and an electric conduction particle on the projection electrode prepared in the semiconductor device, or an in-and-out force terminal.

[Claim 2] The semiconductor device according to claim 1 obtained by plating by immersing the semiconductor device which equipped the plating liquid containing an electric conduction particle with the projection electrode or the in-and-out force terminal.

[Claim 3] Said electric conduction particle is a semiconductor device according to claim 1 or 2 characterized by being metal particles or the particle which comes to install a metal membrane in the front face of the particle which consists of an insulating material.

[Claim 4] The process which plates by immersing the semiconductor device which equipped the plating liquid containing an electric conduction particle with the projection electrode or the in-and-out force terminal, The process which prepares the substrate in which wiring was formed and installs non-hardened insulating resin on a substrate, The process which performs alignment for wiring of the projection electrode of a semiconductor device or an in-and-out force terminal, and a substrate, The mounting approach of the semiconductor device characterized by having the process which hardens insulating resin, and fixes [ which is fixed and electric-flows ] the projection electrode of a semiconductor device or an in-and-out force terminal, and wiring of a substrate through an electric conduction particle.

[Claim 5] Said electric conduction particle is the mounting approach of the semiconductor device according to claim 4 characterized by being metal particles or the particle which comes to install a metal membrane in the front face of the particle which consists of an insulating material.

## [Detailed Description of the Invention]

[0001]

[Field of the Invention] This invention relates to the semiconductor device in the flip chip mounting approach of mounting a semiconductor device on a direct substrate, and its mounting approach.

[0002]

[Description of the Prior Art] When it carries a semiconductor device in a substrate, the flip chip mounting approach is learned as an approach of connecting the projection electrode on a semiconductor device, and wiring on a substrate. The approach of connecting the projection electrode of a semiconductor device and wiring on a substrate using electric conduction adhesives and the approach of connecting the projection electrode of a semiconductor device and wiring on a substrate to a resin film using the anisotropy electric conduction film which distributed the electric conduction particle are raised to the flip chip mounting approach.

[0003] The sectional view of a part on which the semiconductor device 1 which gave the flip chip mounting approach of having used the anisotropy electric conduction film 11 for drawing 16, and the substrate 4 were pasted up is shown. The anisotropy electric conduction film 11 is stuck on the substrate 4 in which wiring 5 was formed, alignment of the common electrode 8 and the projection electrode 7 which were formed in the input/output terminal 2 on a semiconductor device 1, and the wiring 5 formed on the substrate 4 is carried out, and it connects by heating and pressurization. Only the electric conduction particle 3 which is between the projection electrode 7 and wiring 5 at this time is crushed, electrical installation with the wiring 5 formed on the substrate 4 is performed, and insulation is maintained in the part which a pressure does not join.

[0004] The mounting approach of the semiconductor device in the conventional technique is explained using drawing 2, drawing 5, drawing 14, drawing 16. Drawing 2 is the sectional view showing a semiconductor device 1. On the semiconductor device 1, the circuit element (not shown) and the input/output terminal 2 are formed, the protective coat 12 is formed on the circuit element (not shown) and the input/output terminal 2, and opening of the protective coat 12 of input/output terminal 2 part is carried out.

[0005] On the protective coat 12 of the semiconductor device 1 shown in drawing 2, and an input/output terminal 2, as shown in drawing 3, the common electrode layer 8 is formed. Although the formation approach of the common electrode layer 8 forms metal membranes, such as aluminum, chromium, copper, titanium, and a tungsten, with the sputtering method or vacuum evaporation technique, especially a metaled class is not limited.

[0006] The resist 10 which consists of a photopolymer is applied on a semiconductor device 1, as shown in drawing 4, and it patternizes so

that opening of the resist 10 of the part which forms the input/output terminal 2 top 7, i.e., a projection electrode, by exposure development may be carried out. The common electrode 8 is used as cathode by this, by performing electrolytic plating, as shown in drawing 5, plating grows up to be only opening of a resist and the projection electrode 7 can be formed in it. The projection electrode 7 formed at this time can be formed with metals, such as gold, copper, nickel, and a pewter.

[0007] Then, as shown in drawing 14, a resist 10 is removed, and the common electrode 8 and the projection electrode 7 remain only on an input/output terminal 2 by etching the common electrode 8, as shown in drawing 15. In case the common electrode 8 is etched, the projection electrode 7 can remove only the common electrode 8 by considering as the metal which is not etched with the metal into which the common electrode 8 is etched, without etching the projection electrode 7. For example, the common electrode 8 is formed with copper, the projection electrode 7 is formed with gold, and only the common electrode 8 exposed by being immersed in a nitric acid or ammonium persulfate is etched.

[0008] By using the anisotropy electric conduction film 11 for the substrate 4 which formed wiring 5 for the semiconductor device 1 which formed the projection electrode 7 as shown in drawing 16, and mounting by heating and pressurization, the electric conduction particle 3 is caught between the projection electrode 7 and wiring 4, and an electric flow can be obtained.

[0009]

[Problem(s) to be Solved by the Invention] The formation of many pins and detailed pitch-ization are progressing, the number of the projection electrodes formed in a semiconductor device follows the projection electrode formed in a semiconductor device on increasing, a projection electrode also becomes small, in case wiring and the projection electrode which were formed on the substrate are connected using different good electric conduction adhesives, connection area decreases and conductivity falls. The number of the electric conduction particles which exist in connection between a projection electrode and wiring also decreases, so that the connection area of the projection electrode on a semiconductor device and wiring on a substrate becomes detailed, and it becomes difficult to obtain connection resistance low enough.

[0010] For example, in the conventional flip chip mounting, when connection area was made quite small, connection resistance increased rapidly in the projection electrode of a semiconductor device and a semiconductor device was used as an object for the drive of a liquid crystal display, the

light-and-darkness difference occurred the whole liquid crystal driver zone of each semiconductor device, and the problem that image quality will deteriorate had arisen.

[0011] In case the purpose of this invention connects the projection electrode formed in the semiconductor device, and wiring formed on the substrate, its insulation with the terminal which is low resistance and adjoins is high, and is to offer the semiconductor device which can connect in a very small area, and its mounting approach.

[0012]

[Means for Solving the Problem] In order to attain the above-mentioned purpose, the semiconductor device in this invention and its mounting approach adopt the manufacture approach of the following publication.

[0013] The semiconductor device of this invention is characterized by having the plating film and an electric conduction particle on the projection electrode prepared in the semiconductor device, or an in-and-out force terminal. Moreover, it is characterized by this electric conduction particle being metal particles or a particle which comes to install a metal membrane in the front face of the particle which consists of an insulating material.

[0014] Moreover, this semiconductor device is immersed in the semiconductor device which equipped the plating liquid containing an electric conduction particle with the projection electrode or the in-and-out force terminal, and is characterized by being obtained by plating.

[0015] The process which furthermore plates by immersing the mounting approach of the semiconductor device of this invention in the semiconductor device which equipped the plating liquid containing an electric conduction particle with the projection electrode or the in-and-out force terminal, The process which prepares the substrate in which wiring was formed and installs non-hardened insulating resin on a substrate, It is characterized by having the process which performs alignment for wiring of the projection electrode of a semiconductor device or an in-and-out force terminal, and a substrate, and the process to which insulating resin is hardened, and \*\*\*\*\* of a semiconductor device fixes [fix and it electric-flows] an in-and-out force terminal and wiring of a substrate through an electric conduction particle.

[0016]

[Embodiment of the Invention] The sectional view of the mounting structure in the semiconductor device of this invention is shown in drawing 1. The electric conduction particle 3 exists only in the connection of the projection electrode 7 prepared in the semiconductor device 1, and the wiring 5 prepared on the substrate 4, and it has the

structure where the electric conduction particle 3 does not exist in the other part so that it may indicate to drawing 1. The electric conduction particle is installed with the plating film 9. Moreover, the projection electrode 7 is not formed and it does not matter as a configuration which installs the electric conduction particle 3 and the plating film in the top face of the in-and-out force terminal 2 which etched the common electrode 8 partially and formed it.

[0017] Since sufficient number to obtain connection resistance of several 10mohm exists, the electric conduction particle 3 which exists in the connection of the projection electrode 2 prepared on the semiconductor device 1 and the wiring 5 prepared on the substrate 4 can obtain connection resistance low enough, even when the connection area of the projection electrode 2 and wiring 5 is very small.

[0018]

[Example] Next, the manufacture approach of the semiconductor device of this invention and the mounting approach are explained using a drawing. Drawing 1 to drawing 13 is the sectional view showing the semiconductor device and its mounting approach of this invention.

[0019] The approach of forming a projection electrode on a semiconductor device can be formed by the same approach as the Prior art shown by drawing 5 from drawing 2. The quality of the material of the projection electrode 7 used the quality of the material of the projection electrode 7 as gold in this example, although metals, such as gold, copper, and nickel, were raised. Although especially the configuration of the projection electrode 7 asks neither straight wall nor a mushroom in that case, it is desirable that it is a SUTO rate wall configuration in consideration of applying a pressure to the electric conduction particle 3, and connecting the projection electrode 7 and wiring on a substrate.

[0020] After forming the projection electrode 7 in opening of a resist 10, while the semiconductor device 1 in which the projection electrode 7 was formed is immersed in the plating liquid containing the electric conduction particle 3 and the plating film 9 is deposited on projection electrode 7 front face like drawing 5, the electric conduction particle 3 is made to adhere, as shown in drawing 6. The electric conduction particle 3 used at this time uses metal particles, such as gold, silver, copper, and nickel, and a nucleus as plastics or glass, and particle size chooses the particle size optimal in 1 in all 10 micrometers for connection area using the particle which covered the front face by the metal membrane. Although especially the class of plating liquid was not asked, it gold-plated in this example.

[0021] Then, as shown in drawing 7, a resist 10 is removed, and the common electrode 8 and the projection electrode 7 remain only on an input/output terminal 2 by etching the common electrode 8, as shown in drawing 8. In case the common electrode 8 is etched, the projection electrode 7 can remove only the common electrode 8 by considering as the metal which is not etched with the metal into which the common electrode 8 is etched, without etching the projection electrode 7. On projection electrode 7 front face formed on the input/output terminal 2 on a semiconductor device 1 as the above-mentioned process showed to drawing 8, the structure where the electric conduction particle 3 was held with the plating film 9 can be acquired.

[0022] Moreover, as shown in drawing 3, after forming the common electrode layer 8, the resist 10 which consists of a photopolymer is applied on a semiconductor device 1, as shown in drawing 10, and it patternizes so that opening of the resist 10 on an input/output terminal 2 may be carried out by exposure development. Under the present circumstances, thickness of a resist 10 is made thinner than the time of forming a projection electrode. And while a semiconductor device 1 is immersed in the plating liquid containing the electric conduction particle 3 and the plating film 9 is deposited on the in-and-out force terminal 2 top face, the electric conduction particle 3 is made to adhere, as shown in drawing 11. The electric conduction particle 3 used at this time can reach, and plating liquid can use a thing equivalent to the ingredient indicated previously.

[0023] Then, as shown in drawing 12, a resist 10 is removed, and the common electrode 8 remains only on an input/output terminal 2 by etching the common electrode 8, as shown in drawing 13. The structure where the electric conduction particle 3 was held with the plating film 9 on the input/output terminal 2 of a semiconductor device 1 as the above-mentioned process showed to drawing 13 can be acquired. Thus, the projection electrode 2 may not be formed on the input/output terminal of a semiconductor device 1, but the electric conduction particle 3 and the plating film 9 may be arranged on the in-and-out force terminal 2.

[0024] The following process is explained using drawing 9. Wiring 5 is formed with the sputtering method, vacuum evaporation technique, plating, etc. on a substrate 4, etching performs pattern NINGU, and the substrate in which wiring was formed is prepared. On the substrate 4 which formed wiring 5, the shape of a film and liquefied insulating resin 6 are arranged, and temporary attachment is performed by liquefied or carrying out alignment and pushing the projection

electrode 2 and the electric conduction particle 3 which were prepared on the semiconductor device 1 of drawing 8, and the wiring 5 prepared on the substrate 4 so that it may illustrate to drawing 9.

[0025] What added the amine system, the acid-anhydride system, and the imidazole system curing agent to epoxy base resin, such as the bisphenol A mold, a bisphenol female mold, and a novolak mold, as insulating resin 6 can be used. Moreover, it is what mixed fillers, such as carbon, and a calcium carbonate, a silica, and the thing in which additives, such as a reaction accelerator and a plasticizer, were made to mix depending on the case may be used.

[0026] Then, electrical installation is performed for the projection electrode 7 and wiring 5 through the electric conduction particle 3 at the same time it stiffens closure resin with a thermocompression bonding fixture (not shown). this time -- between the projection electrode 7 and wiring 5 -- several 10 -- since a sufficient number for obtaining connection resistance of m ohm of electric conduction particles 3 exist and the electric conduction particle 3 does not exist other than a connection part -- [0027] in which flip chip mounting with very high sufficient connection resistance in a very small connection area and insulation during the wiring 4 between the projection electrodes 2 is possible. Thus, the semiconductor device of this invention was able to be mounted on the substrate like drawing 1. Here, the plating film and the semiconductor device of drawing 13 equipped with 9 electric-conduction particle 3 may be used on the in-and-out force terminal 2 instead of the semiconductor device of drawing 8 which formed the projection electrode 7 as a semiconductor device 1.

[0028] The electric conduction particle 3 exists only in the connection of the projection electrode 2 prepared in the semiconductor device 1, and the wiring 5 prepared on the substrate 4, and it has the structure where the electric conduction particle 3 does not exist in the other part so that it may illustrate to drawing 1. Since sufficient number to obtain connection resistance of several 10mohm existed, the electric conduction particle 3 which exists in the connection of the projection electrode 2 prepared on the semiconductor device 1 and the wiring 5 prepared on the substrate 4 was able to obtain connection resistance low enough, even when the connection area of the projection electrode 2 and wiring 5 was very small.

[0029]

[Effect of the Invention] Flip chip mounting to which an electric-conduction particle is arranged, many electric-conduction particles exist only in the connection of a projection electrode and wiring, and an electric-conduction particle does not exist

from plating on the projection electrode formed on the semiconductor device other than a connection by mounting the semiconductor device in the substrate in which wiring was formed, by thermocompression bonding through insulating resin so that clearly from the above explanation and which it has in low connection resistance and high insulation is obtained.

[0030] Moreover, even when the connection area of the projection electrode or in-and-out force terminal formed on the semiconductor device, and wiring formed on the substrate is very small, a sufficient number for the connection of electric conduction particles can be arranged, and high-density connection is attained.

#### [Brief Description of the Drawings]

[Drawing 1] It is the sectional view showing the semi-conductor mounting approach of this invention.

[Drawing 2] It is the sectional view showing the formation approach of the conventional projection electrode.

[Drawing 3] It is the sectional view showing the formation approach of the conventional projection electrode.

[Drawing 4] It is the sectional view showing the formation approach of the conventional projection electrode.

[Drawing 5] It is the sectional view showing the formation approach of the conventional projection electrode.

[Drawing 6] It is the sectional view showing the mounting approach of the semiconductor device of this invention.

[Drawing 7] It is the sectional view showing the mounting approach of the semiconductor device of this invention.

[Drawing 8] It is the sectional view showing the mounting approach of the semiconductor device of this invention.

[Drawing 9] It is the sectional view showing the mounting approach of the semiconductor device of this invention.

[Drawing 10] It is the sectional view showing the mounting approach of the semiconductor device of this invention.

[Drawing 11] It is the sectional view showing the mounting approach of the semiconductor device of this invention.

[Drawing 12] It is the sectional view showing the mounting approach of the semiconductor device of this invention.

[Drawing 13] It is the sectional view showing the mounting approach of the semiconductor device of this invention.

[Drawing 14] It is the sectional view showing the formation approach of the conventional projection

electrode.

[Drawing 15] It is the sectional view showing the formation approach of the conventional projection electrode.

[Drawing 16] It is the sectional view showing the mounting approach of the conventional semiconductor device.

[Description of Notations]

- 1 Semiconductor Device
- 2 In-and-out Force Terminal
- 3 Electric Conduction Particle
- 4 Substrate
- 5 Wiring
- 6 Insulating Resin
- 7 Projection Electrode
- 8 Common Electrode
- 9 Plating Film
- 10 Resist
- 11 Anisotropy Electric Conduction Film

(19) 日本国特許庁 (J P)

(12) 公開特許公報 (A)

(11) 特許出願公開番号

特開2003-59959

(P2003-59959A)

(43) 公開日 平成15年2月28日 (2003.2.28)

(51) Int.Cl. <sup>7</sup>	識別記号	F I	ターミナル* (参考)
H 0 1 L 21/60		H 0 1 L 21/60	3 1 1 S 5 E 3 1 9
	3 1 1	H 0 5 K 3/32	Z 5 F 0 4 4
H 0 5 K 3/32		H 0 1 L 21/92	6 0 2 B
			6 0 4 D

審査請求 未請求 請求項の数 5 O L (全 6 頁)

(21) 出願番号 特願2001-243072 (P2001-243072)

(22) 出願日 平成13年8月10日 (2001.8.10)

(71) 出願人 000001960

シチズン時計株式会社

東京都西東京市旧無町六丁目1番12号

(72) 発明者 中村 哲浩

東京都西東京市旧無町六丁目1番12号 シ

チズン時計株式会社内

Fターム (参考) 5E319 AA03 AB05 AC01 BB20 CC01

CC12


5F044 KK01 LL09 QQ03

(54) 【発明の名称】 半導体装置とその実装方法

(57) 【要約】

【課題】 半導体装置に形成する突起電極は多ピン化、微細ピッチ化が進んでおり、半導体装置に形成する突起電極の数が増加するに伴い、突起電極も小さくなり、基板上に形成した配線と突起電極とを異方正導電接着剤を用いて接続する際、接続面積が減少し、導電性が低下する。

【解決手段】 半導体装置上に形成した突起電極7上に、メッキ法より導電粒子3を配置し、その半導体装置を配線5を形成した基板4に絶縁樹脂6を介して熱圧着によって実装することで、微少な接続面積での十分な接続抵抗と、突起電極7間または配線5間の絶縁性が非常に高いフリップチップ実装が可能である





## 【特許請求の範囲】

【請求項1】 半導体装置に設けられた突起電極上あるいは入出力端子上に、メッキ膜と導電粒子とを備えたことを特徴とする半導体装置。

【請求項2】 導電粒子を含有したメッキ液に、突起電極あるいは入出力端子を備えた半導体装置を浸漬し、メッキを行うことによって得られた請求項1に記載の半導体装置。

【請求項3】 前記導電粒子は金属粒子、または絶縁物よりなる粒子の表面に金属膜を設置してなる粒子であることを特徴とする請求項1又は請求項2に記載の半導体装置。

【請求項4】 導電粒子を含有したメッキ液に、突起電極あるいは入出力端子を備えた半導体装置を浸漬し、メッキを行う工程と、配線を形成した基板を用意し、基板上に未硬化の絶縁樹脂を設置する工程と、半導体装置の突起電極あるいは入出力端子と基板の配線とを位置合わせを行う工程と、絶縁樹脂を硬化し、半導体装置の突起電極あるいは入出力端子と基板の配線とを、導電粒子を介して電氣的導通および固定する工程を有することを特徴とする半導体装置の実装方法。

【請求項5】 前記導電粒子は金属粒子、または絶縁物よりなる粒子の表面に金属膜を設置してなる粒子であることを特徴とする請求項4に記載の半導体装置の実装方法。

## 【発明の詳細な説明】

## 【0001】

【発明の属する技術分野】本発明は半導体装置を直接基板上に実装するフリップチップ実装方法における半導体装置とその実装方法に関するものである。

## 【0002】

【従来の技術】半導体装置を基板上に搭載する場合、半導体装置上の突起電極と基板上の配線とを接続する方法として、フリップチップ実装方法が知られている。フリップチップ実装方法には、導電接着剤を用いて半導体装置の突起電極と基板上の配線とを接続する方法と、樹脂フィルムに導電粒子を分散させた異方性導電膜を用いて半導体装置の突起電極と基板上の配線とを接続する方法があげられる。

【0003】図16に異方性導電膜11を用いたフリップチップ実装方法を施した半導体装置1と基板4とを接着した部分の断面図を示す。配線5を形成した基板4上に異方性導電膜11を張り付け、半導体装置1上の入出力端子2に形成した共通電極8および突起電極7と、基板4上に形成した配線5とを位置合わせし、加熱、加圧により接続を行う。このとき突起電極7と配線5の間にある導電粒子3だけが潰れ、基板4上に形成した配線5との電氣的接続が行われ、圧力が加わらない部分では絶縁性が保たれる。

【0004】図2～図5、図14～図16を用いて従来

技術における半導体装置の実装方法について説明する。図2は半導体装置1を示す断面図である。半導体装置1上には回路素子(図示せず)と入出力端子2が設けてあり、保護膜12が回路素子(図示せず)および入出力端子2上に形成してあり、入出力端子2部分の保護膜12は開口している。

【0005】図2に示す半導体装置1の保護膜12と入出力端子2上に、図3に示すように共通電極膜8を形成する。共通電極膜8の形成方法はスパッタリング法や真空蒸着法によりアルミニウム、クロム、銅、チタン、タングステンなどの金属膜を形成するが、金属の種類は特に限定されない。

【0006】感光性樹脂からなるレジスト10を図4に示すように半導体装置1上に塗布し、露光現像により入出力端子2上すなわち突起電極7を形成する部分のレジスト10を開口するようパターン化する。これにより共通電極8を陰極とし、電解メッキを行うことで、図5に示すようにレジストの開口部にのみ、メッキが成長していき突起電極7を形成することができる。このとき形成する突起電極7は金、銅、ニッケル、ハンダなどの金属で形成することができる。

【0007】その後、図14に示すようにレジスト10を除去し、図15に示すように共通電極8をエッチングすることにより入出力端子2上のみに共通電極8と突起電極7が残る。共通電極8をエッチングする際に、共通電極8がエッチングされる金属で、突起電極7はエッチングされない金属とすることで突起電極7はエッチングされずに共通電極8のみを除去することができる。たとえば共通電極8を銅で形成し、突起電極7を金で形成しておき、硝酸や過硫酸アンモニウムに浸漬することで露出している共通電極8のみエッチングされる。

【0008】図16に示すように突起電極7を形成した半導体装置1を配線5を形成した基板4に異方性導電膜11を用いて加熱、加圧により実装することで、突起電極7と配線4の間に導電粒子3が挟まり電氣的導通を得ることができる。

## 【0009】

【発明が解決しようとする課題】半導体装置に形成する突起電極は多ピン化、微細ピッチ化が進んでおり、半導体装置に形成する突起電極の数が増加するに伴い、突起電極も小さくなり、基板上に形成した配線と突起電極とを異方正導電接着剤を用いて接続する際、接続面積が減少し、導電性が低下する。半導体装置上の突起電極と基板上の配線との接続面積が微細になっていくほど接続に突起電極と配線の間に存在する導電粒子の数も減少していき、十分に低い接続抵抗を得ることが難しくなる。

【0010】たとえば、従来のフリップチップ実装では、接続面積をかなり小さくすると、半導体装置の突起電極において接続抵抗値が急増し、液晶表示装置の駆動用として半導体装置を用いた場合には、各半導体装置の

液晶駆動領域ごとで明暗差が発生し、画像品質が低下してしまうという問題が生じていた。

【0011】本発明の目的は、半導体装置に形成した突起電極と基板上に形成した配線とを接続する際に、低抵抗でかつ隣接する端子との絶縁性が高く、微少な面積で接続が行える半導体装置とその実装方法を提供することにある。

【0012】

【課題を解決するための手段】上記の目的を達成するために、本発明における半導体装置とその実装方法は下記記載の製造方法を採用する。

【0013】本発明の半導体装置は、半導体装置に設けられた突起電極上あるいは入出力端子上に、メッキ膜と導電粒子とを備えたことを特徴としている。またこの導電粒子は金属粒子、または絶縁物よりなる粒子の表面に金属膜を設置してなる粒子であることを特徴としている。

【0014】また、この半導体装置は、導電粒子を含有したメッキ液に、突起電極あるいは入出力端子を備えた半導体装置を浸漬し、メッキを行うことによって得られることを特徴としている。

【0015】さらに本発明の半導体装置の実装方法は、導電粒子を含有したメッキ液に、突起電極あるいは入出力端子を備えた半導体装置を浸漬し、メッキを行う工程と、配線を形成した基板を用意し、基板上に未硬化の絶縁樹脂を設置する工程と、半導体装置の突起電極あるいは入出力端子と基板の配線とを位置合わせを行う工程と、絶縁樹脂を硬化し、半導体装置の突起電極あるいは入出力端子と基板の配線とを、導電粒子を介して電気的導通および固定する工程を有することを特徴としている。

【0016】

【発明の実施の形態】図1に本発明の半導体装置における実装構造の断面図を示す。図1に記載するように、半導体装置1に設けた突起電極7と、基板4上に設けた配線5との接続部にのみ導電粒子3が存在し、それ以外の部分には導電粒子3が存在しない構造となっている。導電粒子はメッキ膜9と共に設置されている。また、突起電極7を設けず、共通電極8を部分的にエッチングして形成した入出力端子2の上面に導電粒子3とメッキ膜を設置する構成としても構わない。

【0017】半導体装置1上に設けた突起電極2と基板4上に設けた配線5との接続部に存在する導電粒子3は数10mΩの接続抵抗を得るのに十分な数が存在しているので、突起電極2と配線5との接続面積が微少な場合でも十分に低い接続抵抗を得ることができる。

【0018】

【実施例】次に本発明の半導体装置の製造方法と実装方法を図面を用いて説明する。図1から図13は、本発明の半導体装置およびその実装方法を示す断面図である。

【0019】半導体装置上に突起電極を形成する方法は、図2から図5までに示した従来の技術と同じ方法で形成することができる。突起電極7の材質は金、銅、ニッケルなどの金属があげられるが、本実施例では突起電極7の材質を金とした。その際、突起電極7の形状はストレートウォールやマッシュルームなど特に問わないが、導電粒子3に圧力を加えて突起電極7と、基板上の配線とを接続することを考慮し、ストレートウォール形状であることが望ましい。

【0020】図5のように、レジスト10の開口部に突起電極7を形成した後、導電粒子3を含有したメッキ液に突起電極7を形成した半導体装置1を浸漬し、突起電極7表面にメッキ膜9を析出させると同時に、導電粒子3を図6に示すように付着させる。この時使用する導電粒子3は金、銀、銅、ニッケルなどの金属粒子や、核をプラスチックまたはガラスとし、表面を金属膜で覆った粒子を用い、粒径は接続面積に合わせて1～10μmの範囲で最適な粒径を選択する。メッキ液の種類は特に問わないが、本実施例では金メッキを施した。

【0021】その後、図7に示すようにレジスト10を除去し、図8に示すように共通電極8をエッチングすることにより入出力端子2上のみに共通電極8と突起電極7が残る。共通電極8をエッチングする際に、共通電極8がエッチングされる金属で、突起電極7はエッチングされない金属とすることで突起電極7はエッチングされずに共通電極8のみを除去することができる。上記工程により図8に示すように半導体装置1上の入出力端子2上に形成した突起電極7表面に、導電粒子3がメッキ膜9により保持された構造を得ることができる。

【0022】また、図3に示すように共通電極膜8を形成した後、感光性樹脂からなるレジスト10を図10に示すように半導体装置1上に塗布し、露光現像により入出力端子2上のレジスト10を開口するようパターン化する。この際、突起電極を形成した時よりも、レジスト10の膜厚は薄くする。そして、導電粒子3を含有したメッキ液に半導体装置1を浸漬し、入出力端子2上面にメッキ膜9を析出させると同時に、導電粒子3を図11に示すように付着させる。この時使用する導電粒子3はおおよそメッキ液は先に記載した材料と同等のものを使用することができる。

【0023】その後、図12に示すようにレジスト10を除去し、図13に示すように共通電極8をエッチングすることにより入出力端子2上のみに共通電極8が残る。上記工程により図13に示すように半導体装置1の入出力端子2上に、導電粒子3がメッキ膜9により保持された構造を得ることができる。このように半導体装置1の入出力端子上に突起電極2は形成せず、入出力端子2上に導電粒子3とメッキ膜9を配置してもかまわない。

【0024】次の工程を図9を用いて説明する。基板4

上にスパッタリング法、真空蒸着法、メッキ法などで配線5を設け、エッチングによりパターンニングを行い、配線を形成した基板を用意する。配線5を設けた基板4上に液状またはフィルム状または液状の絶縁樹脂6を配置し、図8の半導体装置1上に設けた突起電極2および導電粒子3と、基板4上に設けた配線5とを、図9に図示するように位置合わせし、押しつけることで仮付けを行う。

【0025】絶縁樹脂6としてはビスフェノールA型、ビスフェノールF型、ノボラック型などのエポキシ主剤にアミン系、酸無水物系、イミダゾール系硬化剤を加えたものなどが使用できる。またカーボンや炭酸カルシウム、シリカなどのフィラーを混入したもので、場合によっては、反応促進剤、可塑剤などの添加剤を混入させたものを使用してもかまわない。

【0026】その後、熱圧着治具（図示せず）によって封止樹脂を硬化させると同時に、突起電極7と配線5とを導電粒子3を介して電気的接続を行う。この時、突起電極7と配線5との間には数10mΩの接続抵抗を得るための十分な数の導電粒子3が存在し、接続部分以外には導電粒子3が存在しないため、微少な接続面積での十分な接続抵抗と、突起電極2間または配線4間の絶縁性が非常に高いフリップチップ実装が可能である。

【0027】このようにして、図1のように本発明の半導体装置を基板上に実装することができた。ここで、半導体装置1として突起電極7を形成した図8の半導体装置の代わりに、出力端子2上にメッキ膜と9導電粒子3を備えた図13の半導体装置を用いてもかまわない。

【0028】図1に図示するように、半導体装置1に設けた突起電極2と基板4上に設けた配線5との接続部にのみ、導電粒子3が存在し、それ以外の部分には導電粒子3が存在しない構造となっている。半導体装置1上に設けた突起電極2と基板4上に設けた配線5との接続部に存在する導電粒子3は数10mΩの接続抵抗を得るのに十分な数が存在しているので、突起電極2と配線5との接続面積が微少な場合でも十分に低い接続抵抗を得ることができた。

【0029】

【発明の効果】以上の説明から明らかなように、半導体装置上に形成した突起電極上に、メッキ法より導電粒子を配置し、その半導体装置を配線を形成した基板に絶縁樹脂を介して熱圧着によって実装することで、突起電極と配線との接続部にのみ導電粒子が多く存在し、接続部以外には導電粒子が存在しない、低い接続抵抗と高い絶縁性を兼ね備えたフリップチップ実装が得られる。

【0030】また、半導体装置上に形成した突起電極あるいは出力端子と、基板上に形成した配線との接続面

積が微少な場合でも、その接続部に十分な数の導電粒子を配置することができ、高密度な接続が可能となる。

【図面の簡単な説明】

【図1】本発明の半導体実装方法を示す断面図である。

【図2】従来の突起電極の形成方法を示す断面図である。

【図3】従来の突起電極の形成方法を示す断面図である。

【図4】従来の突起電極の形成方法を示す断面図である。

【図5】従来の突起電極の形成方法を示す断面図である。

【図6】本発明の半導体装置の実装方法を示す断面図である。

【図7】本発明の半導体装置の実装方法を示す断面図である。

【図8】本発明の半導体装置の実装方法を示す断面図である。

【図9】本発明の半導体装置の実装方法を示す断面図である。

【図10】本発明の半導体装置の実装方法を示す断面図である。

【図11】本発明の半導体装置の実装方法を示す断面図である。

【図12】本発明の半導体装置の実装方法を示す断面図である。

【図13】本発明の半導体装置の実装方法を示す断面図である。

【図14】従来の突起電極の形成方法を示す断面図である。


【図15】従来の突起電極の形成方法を示す断面図である。

【図16】従来の半導体装置の実装方法を示す断面図である。


【符号の説明】

- 1 半導体装置
- 2 出力端子
- 3 導電粒子
- 4 基板
- 5 配線
- 6 絶縁樹脂
- 7 突起電極
- 8 共通電極
- 9 メッキ膜
- 10 レジスト
- 11 異方性導電膜


【圖1】




【圖2】




【圖4】




【圖6】




【圖3】




【圖5】




【圖7】




【圖8】




【圖10】




【圖9】




【圖11】




【圖14】




【圖12】



【圖13】



【図15】



【図16】

